INTRODUCTION
For nearly 50 years, the microelectronics revolution has been characterized by "smaller is better," the amazing realization that scaling down transistor size leads to increased transistor density, faster switching speed and enhanced power efficiency. A significant turn in this exhilarating ride took place in the last few years. Si CMOS scaling is now in a new phase of "power constrained scaling" in which the power density dissipated by logic CMOS chips has all but hit a limit of about 100 W/cm2 [1] . Power density cannot increase much more without incurring in very substantial packaging and cooling costs that are impractical for most applications. Under power constrained scaling, continued transistor size scaling demands a reduction in operating voltage [2] . Trying to accomplish this while enhancing transistor performance has become increasingly difficult. Partly because of this, the operating voltage for CMOS has bottomed at around 1 V for the last few generations of technology. This hard limit poses a serious threat to further progress. One way out of this is by introducing a new channel material with a much higher carrier velocity. This would allow further voltage scaling while continuing to enhance performance. A promising family of materials is III-V compound semiconductors. III-Vs are well known for their unique suitability for high frequency electronics. III-V based integrated circuits are now widely used in communications and defense applications. Some of these are mission critical, such as space systems where exceedingly high reliability is essential. Others are mass-market and very costsensitive applications such as low-noise amplifiers and switches for smart phones. Of all alternatives that are being considered to extend the life of CMOS, III-Vs are the only materials with an established manufacturing and reliability record. High electron mobility transistors (HEMT) based on the III-V semiconductors GaAs and InN are very popular and successful devices for radio frequency and power applications [8] . The operating frequencies of these transistors cover the range from 800 MHz to 1 THz. About 3O years ago, a new HEMT type based on the wide bandgap material GaN has been introduced -the GaN High Electron Mobility Transistors (HEMTs). Since that time, GaN HEMTs have attracted a lot of attention. GaN technology has been steadily improved and each year GaN HEMTs with new RF record performance have been reported. Today, these devices show output power densities superior to any other RF field-effect transistor (FET) type, and are very promising candidates for high-power amplification in the frequency range up to 1 THz (and possibly above). The frequency limits (cut-off frequency and maximum frequency of oscillation,) of GaN HEMTs have been pushed beyond 1 THz recently [l1]. The impressing power and frequency performance of GaN HEMTs is due to some unique material properties of the AlGaN/GaN material system. InN is a unique material with the highest electron velocity among all common semiconductors, about four-times higher than for Si [1, 2] . Consequently, high mobility binary InN-channel transistors may substantially outperform speed performance of Sibased devices. Besides that, InN belongs to a family of III-V semiconductors which are polar materials with an ability to create high-density Two-Dimensional Electron Gas (2DEG) in a quantum well (QW) of highelectron mobility transistors (HEMTs) without intentional doping [3] . InN-based HEMTs may be record fast among III-V transistors. [4, 5] . Theoretical analysis has shown that, for ideal transistors with Lg = 0.1 μm, by replacing the GaN channel with InN, we can expect fT to increase from 480 to 880 GHz [6] .
There are several advantages associated with GaN based devices, such as lower contact resistance [8] , better channel confinement [9] , and enhancement mode operation [10] . In conjunction with a strain-free lattice matched InAlN back-barrier confinement layers with record high transconductance and power gain cutoff frequency has been reported [11, 12] [17] . Unfortunately, there are few devices developed for E-mode HEMT's with positive threshold (VT) and high transconductance (gm) [13, 16] . The device with VT can secure safe operation of the device while transconductance may provide excellent highfrequency performance [18] . The device aspect ratio Lg/TCH plays key role in predicting the short-channel effect [19] . It has a direct effect on the DC and RF characteristics. To suppress the short channel effect, a critical aspect ratio has to be held to suppress the short channel effect. To maintain proper electrostatics and retain a relatively high aspect ratio, the gate dielectric and channel thickness need to be scaled along with the gate length [19] to improve high RF performance in nanometer scale gate length. In this paper, we report the device performance of a E-mode HfO2 -GaN/InN/GaN/In0.9Al0.1N heterostructure MISHEMTs with scaled gate dielectric and InN channel thickness. This work present devices with great potential for RF/power amplifier amplifications by achieving high VT, gm and high frequency performance (ft /fmax) simultaneously. Thus, the objective of this study is to investigate the impact of InN channel thickness (tInN) and HfO2 as dielectrics on the normally-OFF GaN/InN/GaN/In0.9Al0.1N heterostructure MIS-HEMTs so as to achieve high Ids,sat, VT, gm, ft and fmax and low intrinsic delay (τ), ON-state resistance (RON) under low voltage bias due to effect of polarization-induced charges at all of the interfaces. Because of the immature state of the InN heterostructures, this type of devices exists only as a theoretical concept [18, 20] and till now no optimization and performance along with the electrical properties of the device were carried out Fig  1 shows the GaN/InN/GaN/In0.9Al0.1N heterostructure MIS-HEMT used in this research. The bottom layer is an 0.6 µm GaN layer, followed by a relaxed 1 µm In0.9Al0.1N back-barrier/ buffer layer. On top of this, a strained 0.6 nm GaN spacer is placed. The role of this spacer is to confine the channel electrons and to screen possible alloy disorder scattering effects coming from the In0.9Al0.1N buffer [21] . The lattice matched composition of In0.9Al0.1N layer makes an excellent choice for the buffer to improve channel conductivity in devices [12] . The active InN channel with TCH varies from 0.3 -2 nm, which is strained with an additional strained 0.4 nm GaN spacer on top. This second GaN spacer provides a negative polarization charge at the upper interface of the channel which depletes it from electrons when no gate voltage is applied. Hence, the second spacer that makes the device a normally-OFF transistor. A gate insulator, HfO2 (κ ~ 21) with tins = 4 nm is used below the gate. In addition to the structure, doped regions with ND = 1×10 20 cm −3 were added around the source and drain in order to assure a good contact with the InN channel. The device has a gate length Lg = 100 nm, source-gate extension and a gate-drain extension Lsg = 0.5 µm and Lgd = 1 µm. The values of the interface polarization charges in the normally-OFF structure are listed in Table 1 . Traps were included in the back-barrier and buffer layers to make the substrate semi-insulating. 
DEVICE ARCHITECTURE

SIMULATION PROCEDURE
The simulation of the device was performed using the Sentaurus TCAD K-2015 simulator [22] . The hydrodynamic (HD) transport model that accurately considers the non-equilibrium conditions such as quasi-ballistic transport in the thin regions and velocity-overshoot affect in the depleted regions and the dependence of impact ionization rates on carrier energy distributions was used for device simulation. Several important physical effects such as bandgap narrowing, variable effective mass and doping dependent mobility at the high electric field was also accounted in the simulations [23] . Arora doping dependence mobility model [23] was used to model the effect of mobility, electric field and the carrier temperature. Shockley carrier recombination model, stain and stress polarization model [24, 25] are considered to determine the carrier lifetime and the density in a precise way.
RESULTS AND DISCUSSIONS
For accurate device simulation, the physical model parameters for transport model are well-matched to the reported measured data [13, 18] as shown in Fig.  2 and Fig. 3 . In addition, an optimized device meshing was used to generate robust simulation structures prior to the calibration of physical models. The detailed device meshing and calibration procedure is described elsewhere [26] . The calibrated physical models are used to simulate the device described in Fig.1 and obtain different device characteristics as described below. Fig.1 Cross-section of highly confined HfO2/GaN/InN/GaN/In0.9Al0.1N MISHEMT structure used for numerical device simulation. Lg, Lgs and Lgd are the gate length, S/D access region lengths, respectively. TCH, a is the channel thickness and gate to channel distance. Under the gate, the band-diagram shows that the 2-DEG is completely depleted by the top GaN layer and the device will be normally-OFF. For the normally-OFF structure, a negative interface trap density Nit ~ -5 ×10 13 cm -2 was included at the HfO2/GaN interface [18] which lowers the positive polarization charge. The ON-current refers to the drive current in saturation, while OFF-current refers to the total leakage current, which is the sum of subthreshold, gate and junction leakage currents [28] extracted from Ids-Vgs transfer characteristics at Vds = 0.5 V and Vgs = 0 V for IOFF, Vgs = 2 V for ION shown in Fig. 8 . It clearly shows that ON current and OFF current is higher for device with higher TCH due to increased 2DEG along with high gate to channel separation [29] . The threshold voltage dependence on TCH is shown in Fig.  8 . As seen in Fig. 8 , the VT decreases with increasing TCH for a given gate length device. As TCH increases, VT decreases and becomes more negative due to the increased gate-to-channel distance shown in Fig 8 and 
where Lgd, q, ns and µ are the gate to drain access region length, the electron charge, electron sheet carrier density and mobility of the device, respectively.
This causes a high device RON with decreasing 'TCH' in the device. We see an increase in RON from a value of 0.242, 0.25, 0.277, and 0.41 Ω·mm for 2, 1.5, 1, 0.5 nm, respectively. Due to the low channel resistance of the InN channel MISHEMT, the values are low compared to what has been published so far [13, 16, 17] . ins is the insulator capacitance, cap is the depletion layer capacitance comprises of GaN cap top and bottom layers with InN channel, εO is the vacuum permittivity, εins is the dielectric constant of high-K HfO2 dielectric, and A is the capacitor area. and are the gate to source and gate to drain capacitances respectively. and include the inner ( ) and outer ( ) fringing capacitances. It is noticed that there is almost negligible effect of TCH on Cgg before threshold and at strong inversion the capacitance is slightly higher for higher TCH. This is because in wider channel the carrier confinement is better which gives rise to higher Cgg [31] .
The intrinsic delay time ( ) of a transistor is the time taken to charge a constant gate capacitance Cgg to a voltage Vds at a constant drain current ION [32] . The is a most important figure of merit because it determines the device switching speed depends on mobility and injection velocities of carriers, which are high in case of III-V materials [2] and is given as, Fig. 11 .
Another important figure of merit for RF application is that cutoff frequency ft and the maximum frequency of oscillation fmax which depend on the Cgg and gm of a device The ft is the frequency when the current gain is unity and is an important measure for high speed digital applications, whereas fmax is the frequency when the power gain is unity and also corresponds with the transit frequency of the maximum available power gain (MAG) that is a realistic parameter of the optimization of microwave amplifiers. 
CONCLUSION
The effect of the thickness of InN channel TCH were studied and analyzed and the successful improvement of device performance of the normally-OFF operation was achieved due to the introduction of HfO2 as gate dielectrics of the GaN/InN/GaN/In0.9Al0.1N
heterostructure. Significant increase in 2DEG, ION, gm, demonstrates the presence of high current density in the device channel material due to the presence of HfO2 dielectrics which significantly reduces the current leakage under gate of the device. In addition, incorporation of the strain-free lattice matched In0.9Al0.1N back-barrier design in E-mode technology provides more flexibility and improvement of E-mode
